There is a need for using virtual memory in real-time applications: using virtual 
Introduction
The use of virtual memory and demand paging when developing real-time and embedded applications is generally avoided because of the difficulties of predicting the dynamic behavior of paging activity. Instead, applications are loaded in main memory at program start, and virtual addressing is not used. Nevertheless, as many embedded systems are getting increasingly large and complex, there is now a need to overcome this strict static memory management.
Hardware support for virtual memory is now present in many embedded commercial processors. Virtual memory hardware provides address mapping and memory protection for processes. A process's virtual address space is divided into fixedsize pages, which are mapped at run-time to physical pages. Page mapping information is stored in main memory in page load/unload points is achieved using a 0/1 Integer Linear Programming (ILP) formulation. Experimental results on a real size application are provided to compare our ILP formulation with a previous approach for predictable paging, which is named hereafter graph coloring approach, that we have previously described in [16] . The comparison shows that the ILP formulation yields a better quality of page allocation than our previous work. Moreover, although by similarity to register allocation the page allocation problem can be shown to be NPcomplete [7] , the ILP problem is demonstrated to be solved in reasonable time even for the biggest tasks. Finally, a comparison of our approach with a state-of-the-art demand-paging system shows that the predictability of our scheme does not come at the price of a performance loss. To the best of our knowledge, this work is the first work allowing a transparent (compilercontrolled) and predictable use of paging hardware for realtime applications, applicable both to code and data (stack and static data).
The selection of page load/unload points in our approach requires that I/O operations to disk/flash have a bounded (but not necessarily tight) latency. The design of I/O systems with predictable and low I/O latency is considered outside the scope of this paper. The interested reader is referred to [1] for an example of real-time disk management for soft real-time systems.
In order to be independent from the task scheduling policy, our compiler-directed memory management scheme operates on individual tasks. It is intended to be used together with a memory partitioning scheme such as [18] to partition the main memory among the application tasks.
The rest of the paper is organized as follows. Related work is surveyed in Section 2. Section 3 first presents how addresses, required to select the contents of main memory at compiletime, are statically computed; Section 3 then details our ILP formulation of the page allocation problem. Experimental results are given in Section 4. Finally, Section 5 summaries the paper contributions and gives directions for future work.
Related work
The definition of efficient page replacement algorithms has received considerable attention in the operating systems community in the seventies. Since optimal page replacement, as defined in [2] , cannot be implemented in practice because it requires an exact knowledge of future memory accesses, existing page replacement strategies exploit the knowledge of past references to guess future ones. In contrast to existing page replacement policies, page replacement in our approach is decided at compile-time for the sake of predictability.
So far, demand paging is avoided in real-time operating systems. For processors with a MMU, some systems like Spring [11] use it for protection between processes only. In Spring, all the pages of a program are loaded at process start such that page faults do not occur. Furthermore, the number of pages used by a process is limited, such that all address translations are served by the TLB without resorting to page table lookups. Other real-time systems like RT-Mach [21] and realtime extensions of POSIX provide a system call to wire pages in memory for real-time tasks. [14] proposes a page lock/release mechanism for out-of-core embedded applications. The approach automatically inserts paging hints used by the replacement algorithm to keep/discard pages. Since a part of the paging activity is still under operating system support through a dynamic method, the approach is not directly usable in real-time systems. A very predictable approach called overlaying [13] was used before the hardware support for virtual memory became common. Unfortunately, overlaying techniques, while highly predictable, were in most systems non automatic, requiring manual work of the programmer to define the overlays. [6] proposes a manual overlaying approach suited to real-time systems, applied to code and static data. In our case, the selection is automatic and stack-allocated variables are supported.
One may view the predictability issues caused by paging as identical to those raised by caches. Many methods have been designed to estimate WCETs on architectures with instruction and/or data caches [10, 20] , for different cache structures and replacement policies. The tightest predictions are obtained for LRU replacement. In contrast, pseudo round-robin and random replacement yield looser timing estimates [17] . Analysis methods originally defined for caches cannot be directly transposed to paging systems. The main reason is that page replacement policies are more sophisticated and less documented than cache replacement policies. To the best of our knowledge, no attempt to statically analyze page replacement policies has been made so far. In this paper, for the above-mentioned reasons, we do not try to predict the worst-case behavior of dynamic paging and use a compiler-directed approach instead.
Compiler-directed memory management is not new. At the lower levels of the memory hierarchy, cache locking schemes [22, 15] select cache contents at compile time. The specifics of cache locking as compared our approach lies in the structure of cache memories, imposing constraints on the locations of memory blocks into the cache (in direct-mapped and set-associative caches). [5, 23] proposed ILP formulations for data allocation in scratchpad memory to minimize the WCET and respectively to reduce the energy consumption.
At the higher level of the memory hierarchy, a compilerdirected control of the paging activity is proposed in [9] . In contrast to our work, [9] focuses on numerical programs (only considers accesses to arrays inside loops) and does not target real-time applications. In [16] we have proposed a compilerdirected page allocation scheme for code regions only. In that previous work, the problem under study was formulated as a graph coloring problem. Compared to our previous work, this paper improves the quality of page allocation and is now able to control paging of code, stack and static data regions.
Predictable paging using an ILP formulation
In this section, we describe our ILP formulation which determines at compile-time, code/data pages to be loaded and evicted at run-time. First, we present the framework we have developed to analyze the addresses of data, which are necessary to deal with stack pages and static data pages. Then, we show our program representation and detail our ILP formulation. Finally, implementation considerations are discussed.
Static address analysis
Static analysis of code addresses is achieved in a straightforward manner through an analysis of the binary file. References to data are more difficult to extract statically. Static analysis of data references has been the subject of many previous works. For instance, in [5] , the compiler is modified to extract the information created during the compilation process. [24] uses data-flow analysis at the assembly level. Like [24] our address analyzer operates on disassembled binaries, thus avoiding any modification of the compiler. Since we are interested in accesses to pages, we do not need an analysis granularity as fine as in [24] . For instance, we do not distinguish loop inductions variables. We do not try to distinguish individual accesses to array elements or local variables within a stack frame; the granularity of our analyzer is the entire array or entire stack frame, thus yielding low address analysis time.
The address analysis is safe in the sense that it catches all accesses to static and local data. The analysis is contextinsensitive in the sense that it does not distinguish differences between two executions contexts (e.g. calling contexts of functions). This assumption, made for the sake of implementation simplicity, turned out to be realistic for the class of applications we have analyzed (see Section 4), where we find just a few different contexts of execution. Our current implementation does not include pointer analysis, that is left for future work.
We have applied our address analyzer on MIPS assembly code. Nevertheless, this approach can be easily ported to other architectures.
Stack analysis
The stack analysis we have designed assumes an acyclic call graph, which is common in real-time systems, where recursion raises predictability issues. The analysis relies on the knowledge of the stack base address and the size of all function stack frames, obtained by scanning the first instruction of every function which is responsible for allocating the stack frame.
Knowing stack base and size of individual stack frames (Figure 1.a) , the analysis consists in propagating the address of the stack frame for every callee of every function along the acyclic call graph. 
Static data analysis
We analyze the contents of each register before and after every instruction by an intra basic block data-flow analysis. Since we do not currently support pointers, it is sufficient to analyze register contents to compute the load and store addresses and thus no analysis of memory contents is required. We determine accesses of load and store instructions with the following dataflow equations, where RC in (inst) (respectively RC out (inst)) is the contents of each register before (respectively after) the execution of instruction inst:
with inst the preceding instruction of the basic block if any
In the equations, Reg is the set of MIPS registers, gen(inst) is the set of pairs ($r, v) generated by instruction inst, where the pair ($r, v) represents a value v contained in register $r. kill(inst) is the set of pairs ($r, v) erased by instruction inst. ($gp, gp) and ($sp, sp) are two particular pairs which represent the fact that the content of $gp and $sp are considered like constants during the analysis. Register $gp is a register containing a global pointer to the data section ( Figure 1 .b) determined at compile-time and $sp is the stack pointer computed by the stack analysis. Finally, ⊥ represents an invalid register content. It is used as an initial register value for the first instruction of every basic block. It allows us to check that pointers are not used within basic blocks.
kill and gen functions are defined for all instructions. In the following for the sake of conciseness we concentrate on a small set of representative instructions. As an illustration, the store instruction store $r, @mem stores the contents of register $r at the memory address @mem. This instruction does not modify any register content. Thus, gen(store $r, @mem) = ∅ and kill(store $r, @mem) = ∅.
The add instruction add $r1, $r2, v adds the contents of register $r2 with value v (constant or register contents) and stores the result in register $r1. kill and gen for this instruction are defined as follows:
where V al is the set of all possible values including ⊥ and .
represents a correct but unknown value (any possible value but ⊥ ). We use to specify the contents of a register after a load from memory because memory contents are not analyzed (e.g. induction variable in stack frame)
With this registers contents analysis, we are able to determine for each load and store an interval of addresses. For static data, we use the symbol table to determine this interval and for local data we use the stack frame as interval. Intervals of addresses are transformed into sets of potentially referenced virtual pages, used by the ILP formulation (see § 3.3).
Program representation
We represent a program with an inter-procedural Control Flow Graph (CFG) (central part of Figure 2 ) constructed at compile-time from disassembled code. There is one node per basic block and one edge per possible sequence between two basic blocks (caused by conditional and unconditional branches, function calls and function returns). We assume that every basic block uses a number of virtual pages lower than or equal to the number of physical pages allocated to the program. But obviously, the number of virtual pages used by the entire program can be larger than the number of physical pages.
Let us note G = (V, E) the program CFG, with V the set of nodes representing the basic blocks and E the set of transitions between these nodes. We add two virtual nodes called f irst and last added respectively before the entry point and after the program return point(s).
ILP formulation
Our ILP formulation for the page allocation problem consists of determining at compile-time the points in the CFG where virtual pages will be paged-in and paged-out from/to secondary storage (flash/disk). This allocation must ensure that all referenced virtual pages of every basic block will always be present in main memory when used. In the context of realtime systems, we want to minimize the WCET by reducing the number of page-ins/page-outs along the Worst-Case Execution Path (WCEP). This is done by keeping in memory virtual pages which are not strictly necessary for a basic block in case there are some free physical pages available and the page is reused.
The ILP formulation is based on initial knowledge of execution frequencies of edges belonging to the WCEP.
Distinctions are made between initialized and noninitialized pages (stack and data) in order to avoid unnecessary page loading for non-initialized pages. Symmetrically, detection of last references to a virtual page allows to deallocate the page instead of writing it back to secondary storage. Note that this second optimization cannot be implemented in demandpaging systems due to lack of knowledge of future references to pages.
In the following, symbols in capitals denote the inputs of the ILP problem, while lower-case symbols denote the problem variables. The inputs of the ILP formulation are given in Table 1 . Values LOADCOST, ALLOCCOST, WRITECOST and DEALLOCCOST include the time required to change the page mappings.
The binary variables of the ILP formulation are given in Ta Objective function. The objective of the ILP formulation is to reduce the impact of page-ins and page-outs by keeping in main memory the virtual pages which are most frequently used along the WCEP. The objective function aims at minimizing the sum of contributions to the WCET of all page-ins and pageouts along the WCEP, with the distinction between allocation and load from secondary storage, and with the distinction between write-back to secondary storage and deallocation. It can be expressed as follows:
The ILP formulation needs some extra constraints to avoid inconsistencies between variables. Two classes of constraints, 
Equal to 1 if page p is allocated in main memory along edge (i,j) def p i

Equal to 1 if page p is not referenced by any path from the entry point to basic block i (i included) unload
Equal to 1 if page p is evicted from main memory along edge (i,j) unloadw
Equal to 1 if page p is written back to secondary storage along edge (i,j) dealloc
Equal to 1 if page p is deallocated from main memory along edge (i,j) write p i
Equal to 1 if page p is modified along at least a path leading to basic block i since its allocation dead p i
Equal to 1 if page p is referenced by any path starting at i (i included) Table 2 . Variables of the ILP formulation given below, express (i) the main memory limitation, and (ii) constraints on page usage.
Main memory limitation.
Regarding main memory limitation, for each node of the CFG, the number of virtual pages present in main memory must be lower than or equal to the number of physical pages N:
Page loading constraints. A page-in of a virtual page p along edge (i, j) occurs when p is not present in main memory for node i (i.e. vp p i = 0) and p is present for node j (i.e. vp p j = 1). This boolean condition can be expressed as follows:
To ensure the presence in memory of the virtual pages needed by the execution of a basic block i, vp 
∀p ∈ USEDVP i , ∀i ∈ (V \ {f irst, last}), vp
The contents of vp p i when p ∈ USEDVP i is the result of the resolution of the ILP problem. Some pages may be kept in memory, although not used, to reduce the paging activity (e.g. when a page is used twice in a loop, see example in Figure 2) .
The distinction between a page allocation and a load from secondary storage is made by the def p i variable. An allocation occurs when a non-initialized virtual page p was not referenced before. This can be expressed as follows:
A load from secondary storage occurs when an allocation is not possible:
Let us now define the constraints on def p i . This variable is set to 1 for basic block f irst only if the virtual page is a noninitialized page:
We want to propagate this information into the CFG if the non-initialized page is not referenced along all the paths:
Symmetrical constraints, omitted for space considerations, are generated for handling page unloading from main memory. 
ILP initialization ILP results
load p (f irst,a) =? load p (f irst,a) =1 load p (a,b) =? load p (a,b) =0 load p (a,c) =? load p (a,c) =0 load p (b,d) =? load p (b,d) =0 load p (c,d) =? load p (c,d) =0 load p (d,e) =? load p (d,e) =0 load p (e,last) =? load p (e,last) =0 vp p f irst = 0 vp p f irst = 0 vp p a = 1 vp p a = 1 vp p b = 1 vp p b = 1 vp p c =? vp p c =1 vp p d =? vp p d =1 vp
Implementation issues
Calls to page load/unload routines have to be inserted into application code at compile-time. In order that the application memory map is not changed after the computation of paging points (which would invalidate the result of the selection), the most straigthforward solution is to reserve space for every possible page load/unload point at the assembly level. To limit the space requirements of such a simple approach, a possible improvement would be to put restrictions on the possible page load/unload points (e.g. function entry or loop header).
Experimental results
In this section, we evaluate the quality of our page allocation scheme by examining the impact of the paging activity on the worst-case execution path. The performance metric is the number of costly paging actions (page load from secondary storage and write backs to secondary storage, along the worst-case execution path), obtained using static analysis. We also execute the task in order to compare the number of paging actions with the one of a standard paging system using a pseudo LRU page replacement policy. The objective is then to analyze whether or not predictability results in a loss of performance. Finally, the time complexity of the selection of paging points is evaluated. We first describe the experimental conditions and then we give and analyze experimental results.
Experimental setup
WCET estimation. Our experiments were conducted on MIPS R2000/R3000 binary code. The WCETs of tasks are computed by the Heptane 2 timing analyzer [4] , more precisely its Implicit Path Enumeration Technique (IPET). IPET methods compute WCET estimates through the generation of an ILP problem aiming at identifying the longest path in a piece of code, see for instance [8] . IPET methods have the ability to produce execution frequencies along (one of) the longest execution paths. Computation of input parameter F (i,j) considers a page load/unload cost for a page p at the frontiers of the biggest connected usage areas of p.
Without loss of generality, the low-level analysis phase (instruction caches, branch prediction. . . ) of Heptane is bypassed and a constant of 1 cycle execution time per instruction is considered. This choice is made because the latency of accesses to secondary storage is several orders of magnitude larger than the one of instruction execution. We thus observed that a precise modeling of the processor hardware was unnecessary because it has no impact on page allocation.
A page-in (respectively page-out) time of 1 million cycles is assumed for loading/writing back a page from/to secondary storage, including modifications of page mapping information. Table 3 . Benchmark characteristics
Other numerical values have been tested with the same results in terms of number of paging operations. The allocation (respectively deallocation) of a page in main memory is assumed to take 100 cycles. We use pages of 512 bytes for the smaller benchmarks; page size is voluntarily small to stress the paging activity. On larger tasks (bottom three tasks of Table 3 ), we set the page size to 1024 bytes.
Tools.
The ILP problem is solved by the commercial ILP solver CPLEX 10.0 3 on an Intel Pentium 4 3.6 GHz with 2 GB of RAM.
The measure of the paging activity is done on top of the Nachos educational operating system 4 , extended with a stateof-the-art page replacement policy, namely the well-known pseudo-LRU clock algorithm [19] . Nachos runs on top of a simulated MIPS processor.
Benchmarks.
The experiments were conducted on seven small benchmarks and three tasks from a larger real application (see Table 3 ). All benchmarks but compress are benchmarks maintained by the Mälardalen WCET research (http://www.mrtc.mdh.se/projects/wcet/benchmarks.html). compress is from the UTDSP Benchmark (http://www.eecg.toronto.edu/). The real tasks are part of the case study provided by the automotive industrial partner of the Mascotte ANR project 5 to the project participants.
Results
Impact of approach for predictable paging on worst-case performance. The performance metric used is the number of costly paging operations along the WCEP. The lower is this number, the better is the page allocation quality. We compare the results of the ILP formulation detailed in this paper with an extension to data of our previous graph coloring approach. The main idea of the graph coloring approach (see [16] for details) is to color an interference graph, in which nodes represent areas of use of virtual pages (called webs) and in which colors represent physical pages. The greedy coloring process starts with the largest usage areas, which are split when the graph is not colorable. The splitting procedure selects the web to be split according to the web weight representing the impact of the web on the WCET. The weight of a web associated to a page p is defined as the sum of the frequencies along the WCEP of each basic block referencing p. Figures 3 and 4 detail the results. The X axis gives the number of physical pages allocated to the task, while the Y axis reports the number of costly paging actions.
The ILP formulation yields a better allocation results than the graph coloring approach regardless of the number of physical pages available. An average reduction of 30% of the number of paging actions along the WCEP is observed.
Moreover, in almost all cases, the number of paging actions when using the ILP formulation decreases monotonically with the number of physical pages. In contrast, we observe a higher number of non-monotonic behaviors when using the coloring approach because coloring is greedy. The only observed non- monotonic behavior of the ILP formulation occurs for task1 for a small number of memory sizes. This rare phenomenon is due to a change of the WCEP during the page allocation process, resulting in a suboptimal page allocation. To overcome this problem, we have transposed the iterative approach described in [16] . Its application sligthly improved the results (one less paging operation) at the cost of a significantly increased computation time.
For some benchmarks there is a huge difference between the two approaches (up to 75% for fft and 90% for compress for some memory sizes). This large difference can be explained by the presence of deeply nested loops. The graph coloring heuristic assigns an important weight to the webs associated with pages referenced in these loops. As a consequence, these webs are never split and the pages referenced in deeply nested loops are kept in memory during almost all program execution. The ILP formulation in contrast reduces the regions where these pages are kept in memory.
Finally, we observe that when using the ILP formulation on real-size tasks, the minimum number of paging operations is reached when using a number of physical pages lower than the number of virtual pages used. In other terms, it is possible to attain the same worst-case performance as if the task was entirely fitting in main memory, with a smaller number of pages. This observation is important during the design process of real system to avoid overestimation of memory resources.
Comparison with dynamic execution of pseudo LRU. Here we execute the five simplest benchmarks in their worst-case scenario and compare the number of costly paging operations with the one of the ILP approach. Only results on the simplest benchmarks are reported because of the difficulties to identify worst-case execution scenarios for the most complex codes. Results are given in Figure 5 for minver and fft. Globally, the number of paging operations when using ILP and demandpaging are very close to each other for all the experimented benchmarks, showing that predictability does not come at the price of performance loss.
Although the results do not show significant differences of performance between our predictable paging scheme and standard demand paging, some potential sources of performance loss in our approach have to be highlighted:
− Our approach is non-contextual which may result in performance loss in the case of functions with multiple call points. This occurs for instance in the fft benchmark, causing our compiler-directed scheme to have slightly worse results than PLRU for some memory sizes. A solution could be to inline the functions with multiple call points, which solves the problem for fft as shown in the rightmost drawing in Fig. 5 . − The granularity of the address analysis (entire arrays and stack frames) might also impact performance, in particular in case of irregular accesses to arrays in loops. We encountered this problem in a previous version of the minver benchmark, in which the size of a local array was erroneously too large. Since the address analysis considered that the whole array was accessed, the performance of our compiler-directed paging scheme was then slightly worse than the one of demand paging. This issue can be addressed by using a more precise (and thus more complex) address analysis.
Computation time of the ILP system. Figure 6 gives the computation time required for solving the ILP system depending on the number of physical pages available in the system for the two biggest real size tasks (see Table 4 for all numbers). Although the allocation problem is NP-complete, the computation time is reasonable even on real size tasks. Unlike the graph coloring approach, the ILP formulation computes the page load/unload points, but not the physical page associated to every virtual page. Deciding of the mapping between virtual and physical pages is also an NP-complete problem. So far, we have tried to solve this page allocation problem using either graph coloring or an ILP formulation. Both approaches turned out to be too time-consuming to be used on real applications. Instead of defining page mappings at compiletime, we suggest to define page mappings at runtime using predictable data structures like in [3] .
Conclusion and Future work
In this paper we have proposed an ILP formulation to introduce a predictable form of paging for real-time embedded systems. This approach considers code, static data and stack pages. Quality of results are better than our previous approach (30% on average and up to 90% in a task with deeply nested loops). In comparison to standard demand-paging systems, the predictability of our scheme was shown not to result in performance loss. In terms of computation time, experimental results have shown that this approach is usable on real size applications.
Future researches include decreasing the computation time by formulating the ILP problems at a granularity larger than the basic block (for instance loops or entire functions). Another straightforward improvement would be to define a similar ILP formulation for locking the TLB contents to have both low and predictable address translation times. Implementing pointer analysis would increase the applicability of our approach. Finally, implementation issues in a real-time operating systems have to be addressed, as well as multitasking issues, like for instance memory partitioning and selection of memory partition sizes.
